Aller au menu Aller au contenu
Academics
Academics
Academics

> Study at Esisar > Engineering Programs

Integrated systems design - 4AMEE410

A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail cet article Facebook Twitter Linked In
  • Number of hours

    • Lectures : 12.0
    • Tutorials : -
    • Laboratory works : -
    • Projects : 30.0
    • Internship : -
    • Written tests : -
    ECTS : 2.5
  • Officials : Vincent BEROULLE

Goals

At the end of the course, the students will be able to specify analog and digital system architectures in order to outsource design and manufacturing of integrated systems

Specific objectives

  • Microelectronics trends and physical limitations
  • ASIC architecture exploration, specification, design and verification flows
  • ASIC technologies

Content

  1. Introduction to microelectronic
    1. Context, trends and issues
    2. ASIC design flow
    3. Microelectronic principal actors
    4. ASIC technologies (pre-diffused, pre-characterized, full custom)
  2. Logic gate design in CMOS pre-characterized technology
    1. Transistor level schematic of CMOS digital gates
    2. Delay and metastability
    3. CMOS ASIC fabrication (photolithography)
    4. CMOS layout design
  3. TOP-DOWN design flow
    1. Principles of analog and mixed simulation
    2. Analog and mixed simulation
    3. VHDL-AMS language bases
    4. VHDL-AMS standard
      1. VHDL-AMS general writing
      2. VHDL-AMS new objects
      3. Simultaneous instructions
      4. Language attribute and kernel synchronization
      5. Solvability criterion

Laboratories
Architecture system exploration using VHDL-AMS language

Prerequisites

Programmable components (FPGA, CPLD), logical synthesis (VHDL or verilog front-end design flow), electrical characteristics of MOS transistors (nMOS, pMOS), Analog simulation tools (Spice), sensor instumentation, C for embedded systems

Tests

  • E1 = final written exam (session 1), , written, 1h30, only allowed document "Syntaxe VHDL-AMS", no calculator
  • P = project (no second session)
  • E2 = final written exam (session 1), , written, 1h30, only allowed document "Syntaxe VHDL-AMS", no calculator

Calendar

The course exists in the following branches:

  • Curriculum - EIS - Semester 7
see the course schedule for 2020-2021

Additional Information

Course ID : 4AMEE410
Course language(s): FR

The course is attached to the following structures:

  • Team

You can find this course among all other courses.

Bibliography

  • CMOS VLSI Design, A circuit and Systems Perspective, 3ème édition, N. Weste, D. Harris, Addison Wesley
  • Digital Digital of Integrated Circuits: A Design Perspective by Jan M. Rabaey, Prentice Hall; ISBN: 013178609
  • VHDL-AMS : Applications et enjeux industriels » de Y. Hervé
  • The system designer’s guide to VHDL-AMS, de P.J. Ashenden et all.,Elsevier science
  • The designer’s guide to Verilog AMS de K.S. Kundert et all., Kluwer

A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail cet article Facebook Twitter Linked In

Date of update June 25, 2015

Université Grenoble Alpes