Advanced Processor Architecture and SOC Design - 5AMCE514
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail
Number of hours
- Lectures : 3.0
- Laboratory works : 12.0
- Projects : 12.0
ECTS : 3.0
-
Officials : David HELY
Goals
To be able to choose and to exploit the more appropriate processor architecture for a given application
To be familliar with SOC design techniques and challenges
Contact David HELY
Content - Introduction
- System vs Embedded Systems
- SOC design challenges
- SOC Modelling
- Hardware Software partitionning
- System on programmable chip Architectures
- SOPC design flow
- Applications
Prerequisites*Digital design
-
- VHDL or Verilog
- FPGA design
- Embedded software Programming
**C
**Assembly Language - Processor Architecture
**RISC Architecture
**ARM processor
Tests Semester 5 - The exam is given in english only 
Exam 1h30
Labs
Calendar The course exists in the following branches:
- Curriculum - - Semester 5
- Curriculum - EIS - Semester 5
- Curriculum - EIS (Apprenticeship) - Semester 5
see
the course schedule for 2017-2018
Additional Information Curriculum->EIS ->Semester 5
Curriculum->EIS (Apprenticeship)->Semester 5
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail
Date of update January 10, 2018
Our sites
e-Services
> Study at Esisar > Engineering Programs
